Начало Каталог Помощ
Вход
P_9102
/
9102_APP
2
0
Разклонения 0
Файлове Задачи 0 Заявки за сливане 0 Уики
Клон: master
Клонове Маркери
9102_APP
/
logic
/
db
/
example_board.sta.qmsg

example_board.sta.qmsg 21 KB
Постоянна връзка История Директен файл

1234567891011121314151617181920212223242526272829303132333435363738 
  1. { "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1778307561408 ""}
    2. 

  2. { "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1778307561409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 09 14:19:21 2026 " "Processing started: Sat May 09 14:19:21 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1778307561409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1778307561409 ""}
    3. 

  3. { "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta example_board -c example_board " "Command: quartus_sta example_board -c example_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1778307561409 ""}
    4. 

  4. { "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1778307561515 ""}
    5. 

  5. { "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1778307561715 ""}
    6. 

  6. { "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1778307561772 ""}
    7. 

  7. { "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1778307561772 ""}
    8. 

  8. { "Info" "ISTA_SDC_FOUND" "example_board.sdc " "Reading SDC File: 'example_board.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1778307562133 ""}
    9. 

  9. { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 125.000 -waveform \{0.000 62.500\} -name PLL_CLKIN PLL_CLKIN " "create_clock -period 125.000 -waveform \{0.000 62.500\} -name PLL_CLKIN PLL_CLKIN" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1778307562140 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 13 -duty_cycle 50.00 -name \{pll_inst\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 13 -duty_cycle 50.00 -name \{pll_inst\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1778307562140 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1778307562140 ""}
    10. 

  10. { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "example_board.sdc 13 rv32\|resetn_out clock or keeper or register or port or pin or cell or partition " "Ignored filter at example_board.sdc(13): rv32\|resetn_out could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/LYW/WBJW/CODE/NEW_TSB_3.0/AG32/example/logic/example_board.sdc" "" { Text "D:/LYW/WBJW/CODE/NEW_TSB_3.0/AG32/example/logic/example_board.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1778307562140 ""}
    11. 

  11. { "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path example_board.sdc 13 Argument <from> is not an object ID " "Ignored set_false_path at example_board.sdc(13): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from rv32\|resetn_out " "set_false_path -from rv32\|resetn_out" {  } { { "D:/LYW/WBJW/CODE/NEW_TSB_3.0/AG32/example/logic/example_board.sdc" "" { Text "D:/LYW/WBJW/CODE/NEW_TSB_3.0/AG32/example/logic/example_board.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1778307562141 ""}  } { { "D:/LYW/WBJW/CODE/NEW_TSB_3.0/AG32/example/logic/example_board.sdc" "" { Text "D:/LYW/WBJW/CODE/NEW_TSB_3.0/AG32/example/logic/example_board.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1778307562141 ""}
    12. 

  12. { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "PIN_HSI (Rise) PIN_HSI (Rise) setup and hold " "From PIN_HSI (Rise) to PIN_HSI (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1778307562393 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_inst\|auto_generated\|pll1\|clk\[0\] (Rise) pll_inst\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From pll_inst\|auto_generated\|pll1\|clk\[0\] (Rise) to pll_inst\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1778307562393 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1778307562393 ""}
    13. 

  13. { "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1778307562394 ""}
    14. 

  14. { "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1778307562406 ""}
    15. 

  15. { "Info" "ISTA_WORST_CASE_SLACK" "setup 2.082 " "Worst-case setup slack is 2.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307562442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307562442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.082         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\]  " "    2.082         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307562442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   92.467         0.000 PIN_HSI  " "   92.467         0.000 PIN_HSI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307562442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1778307562442 ""}
    16. 

  16. { "Info" "ISTA_WORST_CASE_SLACK" "hold 0.264 " "Worst-case hold slack is 0.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307562450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307562450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264         0.000 PIN_HSI  " "    0.264         0.000 PIN_HSI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307562450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\]  " "    0.264         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307562450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1778307562450 ""}
    17. 

  17. { "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1778307562454 ""}
    18. 

  18. { "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1778307562456 ""}
    19. 

  19. { "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.458 " "Worst-case minimum pulse width slack is 4.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307562459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307562459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.458         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\]  " "    4.458         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307562459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.635         0.000 PIN_HSI  " "   49.635         0.000 PIN_HSI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307562459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.371         0.000 PLL_CLKIN  " "   62.371         0.000 PLL_CLKIN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307562459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  121.000         0.000 PIN_HSE  " "  121.000         0.000 PIN_HSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307562459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1778307562459 ""}
    20. 

  20. { "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1778307562553 ""}
    21. 

  21. { "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1778307562577 ""}
    22. 

  22. { "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1778307563048 ""}
    23. 

  23. { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "PIN_HSI (Rise) PIN_HSI (Rise) setup and hold " "From PIN_HSI (Rise) to PIN_HSI (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1778307563209 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_inst\|auto_generated\|pll1\|clk\[0\] (Rise) pll_inst\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From pll_inst\|auto_generated\|pll1\|clk\[0\] (Rise) to pll_inst\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1778307563209 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1778307563209 ""}
    24. 

  24. { "Info" "ISTA_WORST_CASE_SLACK" "setup 2.677 " "Worst-case setup slack is 2.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307563232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307563232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.677         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\]  " "    2.677         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307563232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.062         0.000 PIN_HSI  " "   93.062         0.000 PIN_HSI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307563232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1778307563232 ""}
    25. 

  25. { "Info" "ISTA_WORST_CASE_SLACK" "hold 0.208 " "Worst-case hold slack is 0.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307563240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307563240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208         0.000 PIN_HSI  " "    0.208         0.000 PIN_HSI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307563240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\]  " "    0.208         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307563240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1778307563240 ""}
    26. 

  26. { "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1778307563244 ""}
    27. 

  27. { "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1778307563249 ""}
    28. 

  28. { "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.447 " "Worst-case minimum pulse width slack is 4.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307563254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307563254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.447         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\]  " "    4.447         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307563254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.631         0.000 PIN_HSI  " "   49.631         0.000 PIN_HSI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307563254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.365         0.000 PLL_CLKIN  " "   62.365         0.000 PLL_CLKIN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307563254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  121.000         0.000 PIN_HSE  " "  121.000         0.000 PIN_HSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307563254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1778307563254 ""}
    29. 

  29. { "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1778307563354 ""}
    30. 

  30. { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "PIN_HSI (Rise) PIN_HSI (Rise) setup and hold " "From PIN_HSI (Rise) to PIN_HSI (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1778307563556 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_inst\|auto_generated\|pll1\|clk\[0\] (Rise) pll_inst\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From pll_inst\|auto_generated\|pll1\|clk\[0\] (Rise) to pll_inst\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1778307563556 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1778307563556 ""}
    31. 

  31. { "Info" "ISTA_WORST_CASE_SLACK" "setup 6.421 " "Worst-case setup slack is 6.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307563565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307563565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.421         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\]  " "    6.421         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307563565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.806         0.000 PIN_HSI  " "   96.806         0.000 PIN_HSI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307563565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1778307563565 ""}
    32. 

  32. { "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307563579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307563579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084         0.000 PIN_HSI  " "    0.084         0.000 PIN_HSI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307563579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\]  " "    0.084         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307563579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1778307563579 ""}
    33. 

  33. { "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1778307563584 ""}
    34. 

  34. { "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1778307563590 ""}
    35. 

  35. { "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.559 " "Worst-case minimum pulse width slack is 4.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307563595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307563595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.559         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\]  " "    4.559         0.000 pll_inst\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307563595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.208         0.000 PIN_HSI  " "   49.208         0.000 PIN_HSI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307563595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   61.901         0.000 PLL_CLKIN  " "   61.901         0.000 PLL_CLKIN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307563595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  121.000         0.000 PIN_HSE  " "  121.000         0.000 PIN_HSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1778307563595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1778307563595 ""}
    36. 

  36. { "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1778307563974 ""}
    37. 

  37. { "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1778307563974 ""}
    38. 

  38. { "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1778307564106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 09 14:19:24 2026 " "Processing ended: Sat May 09 14:19:24 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1778307564106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1778307564106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1778307564106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1778307564106 ""}
    39.