홈 탐색 도움말
로그인
P_9102
/
9102_APP
2
0
포크 0
파일 이슈 0 풀 리퀘스트 0 위키
브렌치: master
브랜치 태그
9102_APP
/
logic
/
alta_db
/
setup_summary.rpt

setup_summary.rpt 8.0 KB
고유링크 히스토리 Raw

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394 
  1. === User constraints ===
    2. 

  2. Fmax report
    3. 

  3.   User constraint:   8.000MHz, Fmax: 118.329MHz, Clock: PIN_HSE
    4. 

  4.   User constraint:  10.000MHz, Fmax: 118.329MHz, Clock: PIN_HSI
    5. 

  5.   User constraint: 104.000MHz, Fmax: 118.329MHz, Clock: pll_inst|auto_generated|pll1|clk[0]
    6. 

  6. 

  7. Clock transfer report:
    8. 

  8.   Worst setup: 116.549, with clock PIN_HSE
    9. 

  9.   Worst setup:  91.549, with clock PIN_HSI
    10. 

  10.   Worst setup:   1.164, with clock pll_inst|auto_generated|pll1|clk[0]
    11. 

  11. 

  12. 

  13. === Auto constraints ===
    14. 

  14. 

  15. 

  16. Coverage report
    17. 

  17.   User constraints covered 3450 connections out of 6471 total, coverage: 53.3%
    18. 

  18.   Auto constraints covered 3450 connections out of 6471 total, coverage: 53.3%
    19. 

  19. 

  20. 

  21. Setup from macro_inst|cfg_reg_inst|trig_threshold[0] to clken_ctrl_X58_Y6_N1, clock pll_inst|auto_generated|pll1|clk[0], constraint 9.615, skew -0.332, data 8.029
    22. 

  22.   Slack:   1.164
    23. 

  23.     Arrival Time:    8.966
    24. 

  24.         0.000    0.000   R                         Launch Clock Edge
    25. 

  25.       Launch Clock Path:
    26. 

  26.         0.000    0.000   RR                  example_board|PLL_CLKIN =>                    PLL_CLKIN~input|padio 
    27. 

  27.         1.309    1.309   RR                    PLL_CLKIN~input|padio =>                  PLL_CLKIN~input|combout 
    28. 

  28.         1.546    0.237   RR                  PLL_CLKIN~input|combout =>       pll_inst|auto_generated|pll1|clkin 
    29. 

  29.       Compensation Path:
    30. 

  30.        -2.390   -3.936   RR       pll_inst|auto_generated|pll1|clkfb =>    pll_inst|auto_generated|pll1|clkfbout 
    31. 

  31.        -2.390   -0.000   RR    pll_inst|auto_generated|pll1|clkfbout =>       pll_inst|auto_generated|pll1|clkfb 
    32. 

  32.       Compensation Path End
    33. 

  33.        -1.410    0.980   RR       pll_inst|auto_generated|pll1|clkin =>     pll_inst|auto_generated|pll1|clkout0 D
    34. 

  34.        -1.410    0.000   RR     pll_inst|auto_generated|pll1|clkout0 => gclksw_inst|gclk_switch__alta_gclksw|clkin2 D
    35. 

  35.        -1.008    0.402   RR gclksw_inst|gclk_switch__alta_gclksw|clkin2 => gclksw_inst|gclk_switch__alta_gclksw|clkout 
    36. 

  36.        -0.895    0.113   RR gclksw_inst|gclk_switch__alta_gclksw|clkout =>            gclksw_inst|gclk_switch|inclk 
    37. 

  37.        -0.895    0.000   RR            gclksw_inst|gclk_switch|inclk =>           gclksw_inst|gclk_switch|outclk 
    38. 

  38.         0.656    1.551   RR           gclksw_inst|gclk_switch|outclk =>               clken_ctrl_X58_Y4_N0|ClkIn 
    39. 

  39.         0.804    0.148   RR               clken_ctrl_X58_Y4_N0|ClkIn =>              clken_ctrl_X58_Y4_N0|ClkOut 
    40. 

  40.         0.937    0.133   RR              clken_ctrl_X58_Y4_N0|ClkOut => macro_inst|cfg_reg_inst|trig_threshold[0]|Clk 
    41. 

  41.       Data Path:
    42. 

  42.         1.172    0.235   RF macro_inst|cfg_reg_inst|trig_threshold[0]|Clk => macro_inst|cfg_reg_inst|trig_threshold[0]|Q D
    43. 

  43.         2.530    1.358   FF macro_inst|cfg_reg_inst|trig_threshold[0]|Q =>  macro_inst|trig_ctrl_inst|LessThan3~1|B 
    44. 

  44.         2.980    0.450   FF  macro_inst|trig_ctrl_inst|LessThan3~1|B => macro_inst|trig_ctrl_inst|LessThan3~1|Cout 
    45. 

  45.         2.980    0.000   FF macro_inst|trig_ctrl_inst|LessThan3~1|Cout => macro_inst|trig_ctrl_inst|LessThan3~3|Cin 
    46. 

  46.         3.046    0.066   FR macro_inst|trig_ctrl_inst|LessThan3~3|Cin => macro_inst|trig_ctrl_inst|LessThan3~3|Cout 
    47. 

  47.         3.046    0.000   RR macro_inst|trig_ctrl_inst|LessThan3~3|Cout => macro_inst|trig_ctrl_inst|LessThan3~5|Cin 
    48. 

  48.         3.111    0.065   RF macro_inst|trig_ctrl_inst|LessThan3~5|Cin => macro_inst|trig_ctrl_inst|LessThan3~5|Cout 
    49. 

  49.         3.111    0.000   FF macro_inst|trig_ctrl_inst|LessThan3~5|Cout => macro_inst|cfg_reg_inst|trig_threshold[3]|Cin 
    50. 

  50.         3.177    0.066   FR macro_inst|cfg_reg_inst|trig_threshold[3]|Cin => macro_inst|cfg_reg_inst|trig_threshold[3]|Cout 
    51. 

  51.         3.177    0.000   RR macro_inst|cfg_reg_inst|trig_threshold[3]|Cout =>   macro_inst|apb_adc0_inst|apb_db[4]|Cin 
    52. 

  52.         3.242    0.065   RF   macro_inst|apb_adc0_inst|apb_db[4]|Cin =>  macro_inst|apb_adc0_inst|apb_db[4]|Cout 
    53. 

  53.         3.242    0.000   FF  macro_inst|apb_adc0_inst|apb_db[4]|Cout => macro_inst|cfg_reg_inst|trig_threshold[5]|Cin 
    54. 

  54.         3.308    0.066   FR macro_inst|cfg_reg_inst|trig_threshold[5]|Cin => macro_inst|cfg_reg_inst|trig_threshold[5]|Cout 
    55. 

  55.         3.308    0.000   RR macro_inst|cfg_reg_inst|trig_threshold[5]|Cout =>   macro_inst|apb_adc0_inst|apb_db[6]|Cin 
    56. 

  56.         3.373    0.065   RF   macro_inst|apb_adc0_inst|apb_db[6]|Cin =>  macro_inst|apb_adc0_inst|apb_db[6]|Cout 
    57. 

  57.         3.373    0.000   FF  macro_inst|apb_adc0_inst|apb_db[6]|Cout => macro_inst|cfg_reg_inst|trig_threshold[7]|Cin 
    58. 

  58.         3.439    0.066   FR macro_inst|cfg_reg_inst|trig_threshold[7]|Cin => macro_inst|cfg_reg_inst|trig_threshold[7]|Cout 
    59. 

  59.         3.439    0.000   RR macro_inst|cfg_reg_inst|trig_threshold[7]|Cout =>   macro_inst|apb_adc0_inst|apb_db[8]|Cin 
    60. 

  60.         3.504    0.065   RF   macro_inst|apb_adc0_inst|apb_db[8]|Cin =>  macro_inst|apb_adc0_inst|apb_db[8]|Cout 
    61. 

  61.         3.504    0.000   FF  macro_inst|apb_adc0_inst|apb_db[8]|Cout => macro_inst|cfg_reg_inst|trig_threshold[9]|Cin 
    62. 

  62.         3.570    0.066   FR macro_inst|cfg_reg_inst|trig_threshold[9]|Cin => macro_inst|cfg_reg_inst|trig_threshold[9]|Cout 
    63. 

  63.         3.570    0.000   RR macro_inst|cfg_reg_inst|trig_threshold[9]|Cout =>  macro_inst|apb_adc0_inst|apb_db[10]|Cin 
    64. 

  64.         3.635    0.065   RF  macro_inst|apb_adc0_inst|apb_db[10]|Cin => macro_inst|apb_adc0_inst|apb_db[10]|Cout 
    65. 

  65.         3.635    0.000   FF macro_inst|apb_adc0_inst|apb_db[10]|Cout =>  macro_inst|apb_adc0_inst|apb_db[11]|Cin 
    66. 

  66.         4.059    0.424   FF  macro_inst|apb_adc0_inst|apb_db[11]|Cin => macro_inst|apb_adc0_inst|apb_db[11]|LutOut 
    67. 

  67.         5.137    1.078   FF macro_inst|apb_adc0_inst|apb_db[11]|LutOut => macro_inst|trig_ctrl_inst|edge_trigger~0|B 
    68. 

  68.         5.671    0.534   FR macro_inst|trig_ctrl_inst|edge_trigger~0|B => macro_inst|trig_ctrl_inst|edge_trigger~0|LutOut 
    69. 

  69.         6.072    0.401   RR macro_inst|trig_ctrl_inst|edge_trigger~0|LutOut => macro_inst|trig_ctrl_inst|edge_trigger~2|C 
    70. 

  70.         6.355    0.283   RR macro_inst|trig_ctrl_inst|edge_trigger~2|C => macro_inst|trig_ctrl_inst|edge_trigger~2|LutOut 
    71. 

  71.         7.234    0.879   RR macro_inst|trig_ctrl_inst|edge_trigger~2|LutOut => macro_inst|trig_ctrl_inst|auto_wait_cnt[7]~34|D 
    72. 

  72.         7.335    0.101   RR macro_inst|trig_ctrl_inst|auto_wait_cnt[7]~34|D => macro_inst|trig_ctrl_inst|auto_wait_cnt[7]~34|LutOut 
    73. 

  73.         8.209    0.874   RR macro_inst|trig_ctrl_inst|auto_wait_cnt[7]~34|LutOut => macro_inst|trig_ctrl_inst|auto_wait_cnt[7]~35|D 
    74. 

  74.         8.310    0.101   RR macro_inst|trig_ctrl_inst|auto_wait_cnt[7]~35|D => macro_inst|trig_ctrl_inst|auto_wait_cnt[7]~35|LutOut 
    75. 

  75.         8.966    0.656   RR macro_inst|trig_ctrl_inst|auto_wait_cnt[7]~35|LutOut =>               clken_ctrl_X58_Y6_N1|ClkEn E
    76. 

  76.     Required Time:  10.130
    77. 

  77.         9.615    9.615   R                          Latch Clock Edge
    78. 

  78.       Latch Clock Path:
    79. 

  79.         9.615    0.000   RR                  example_board|PLL_CLKIN =>                    PLL_CLKIN~input|padio 
    80. 

  80.        10.924    1.309   RR                    PLL_CLKIN~input|padio =>                  PLL_CLKIN~input|combout 
    81. 

  81.        11.151    0.227   RR                  PLL_CLKIN~input|combout =>       pll_inst|auto_generated|pll1|clkin 
    82. 

  82.       Compensation Path:
    83. 

  83.         7.215   -3.936   RR       pll_inst|auto_generated|pll1|clkfb =>    pll_inst|auto_generated|pll1|clkfbout 
    84. 

  84.         7.215   -0.000   RR    pll_inst|auto_generated|pll1|clkfbout =>       pll_inst|auto_generated|pll1|clkfb 
    85. 

  85.       Compensation Path End
    86. 

  86.         8.195    0.980   RR       pll_inst|auto_generated|pll1|clkin =>     pll_inst|auto_generated|pll1|clkout0 D
    87. 

  87.         8.195    0.000   RR     pll_inst|auto_generated|pll1|clkout0 => gclksw_inst|gclk_switch__alta_gclksw|clkin2 D
    88. 

  88.         8.597    0.402   RR gclksw_inst|gclk_switch__alta_gclksw|clkin2 => gclksw_inst|gclk_switch__alta_gclksw|clkout 
    89. 

  89.         8.710    0.113   RR gclksw_inst|gclk_switch__alta_gclksw|clkout =>            gclksw_inst|gclk_switch|inclk 
    90. 

  90.         8.710    0.000   RR            gclksw_inst|gclk_switch|inclk =>           gclksw_inst|gclk_switch|outclk 
    91. 

  91.        10.220    1.510   RR           gclksw_inst|gclk_switch|outclk =>               clken_ctrl_X58_Y6_N1|ClkIn 
    92. 

  92.        10.120   -0.100   R                                     Setup
    93. 

  93.        10.130    0.010                               Clock Variation
    94. 

  94.