fpga_boot.lpc.html 1.1 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182
  1. <TABLE>
  2. <TR bgcolor="#C0C0C0">
  3. <TH>Hierarchy</TH>
  4. <TH>Input</TH>
  5. <TH>Constant Input</TH>
  6. <TH>Unused Input</TH>
  7. <TH>Floating Input</TH>
  8. <TH>Output</TH>
  9. <TH>Constant Output</TH>
  10. <TH>Unused Output</TH>
  11. <TH>Floating Output</TH>
  12. <TH>Bidir</TH>
  13. <TH>Constant Bidir</TH>
  14. <TH>Unused Bidir</TH>
  15. <TH>Input only Bidir</TH>
  16. <TH>Output only Bidir</TH>
  17. </TR>
  18. <TR >
  19. <TD >rv32</TD>
  20. <TD >0</TD>
  21. <TD >0</TD>
  22. <TD >0</TD>
  23. <TD >0</TD>
  24. <TD >0</TD>
  25. <TD >0</TD>
  26. <TD >0</TD>
  27. <TD >0</TD>
  28. <TD >0</TD>
  29. <TD >0</TD>
  30. <TD >0</TD>
  31. <TD >0</TD>
  32. <TD >0</TD>
  33. </TR>
  34. <TR >
  35. <TD >macro_inst</TD>
  36. <TD >120</TD>
  37. <TD >129</TD>
  38. <TD >120</TD>
  39. <TD >129</TD>
  40. <TD >129</TD>
  41. <TD >129</TD>
  42. <TD >129</TD>
  43. <TD >129</TD>
  44. <TD >0</TD>
  45. <TD >0</TD>
  46. <TD >0</TD>
  47. <TD >0</TD>
  48. <TD >0</TD>
  49. </TR>
  50. <TR >
  51. <TD >gclksw_inst</TD>
  52. <TD >7</TD>
  53. <TD >1</TD>
  54. <TD >2</TD>
  55. <TD >1</TD>
  56. <TD >1</TD>
  57. <TD >1</TD>
  58. <TD >1</TD>
  59. <TD >1</TD>
  60. <TD >0</TD>
  61. <TD >0</TD>
  62. <TD >0</TD>
  63. <TD >0</TD>
  64. <TD >0</TD>
  65. </TR>
  66. <TR >
  67. <TD >pll_inst|auto_generated</TD>
  68. <TD >0</TD>
  69. <TD >0</TD>
  70. <TD >0</TD>
  71. <TD >0</TD>
  72. <TD >0</TD>
  73. <TD >0</TD>
  74. <TD >0</TD>
  75. <TD >0</TD>
  76. <TD >0</TD>
  77. <TD >0</TD>
  78. <TD >0</TD>
  79. <TD >0</TD>
  80. <TD >0</TD>
  81. </TR>
  82. </TABLE>