boot_ip.v 1.2 KB

12345678910111213141516171819202122232425262728293031323334353637
  1. module boot_ip (
  2. input sys_clock,
  3. input bus_clock,
  4. input resetn,
  5. input stop,
  6. input [1:0] mem_ahb_htrans,
  7. input mem_ahb_hready,
  8. input mem_ahb_hwrite,
  9. input [31:0] mem_ahb_haddr,
  10. input [2:0] mem_ahb_hsize,
  11. input [2:0] mem_ahb_hburst,
  12. input [31:0] mem_ahb_hwdata,
  13. output tri1 mem_ahb_hreadyout,
  14. output tri0 mem_ahb_hresp,
  15. output tri0 [31:0] mem_ahb_hrdata,
  16. output tri0 slave_ahb_hsel,
  17. output tri1 slave_ahb_hready,
  18. input slave_ahb_hreadyout,
  19. output tri0 [1:0] slave_ahb_htrans,
  20. output tri0 [2:0] slave_ahb_hsize,
  21. output tri0 [2:0] slave_ahb_hburst,
  22. output tri0 slave_ahb_hwrite,
  23. output tri0 [31:0] slave_ahb_haddr,
  24. output tri0 [31:0] slave_ahb_hwdata,
  25. input slave_ahb_hresp,
  26. input [31:0] slave_ahb_hrdata,
  27. output tri0 [3:0] ext_dma_DMACBREQ,
  28. output tri0 [3:0] ext_dma_DMACLBREQ,
  29. output tri0 [3:0] ext_dma_DMACSREQ,
  30. output tri0 [3:0] ext_dma_DMACLSREQ,
  31. input [3:0] ext_dma_DMACCLR,
  32. input [3:0] ext_dma_DMACTC,
  33. output tri0 [3:0] local_int
  34. );
  35. assign mem_ahb_hreadyout = 1'b1;
  36. assign slave_ahb_hready = 1'b1;
  37. endmodule