| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198 |
- State Machine - |test_uart|multi_uart_ip:macro_inst|multi_uart:u_uart[1]|uart_rx:u_rx[5]|rx_state
- Name rx_state.UART_PARITY rx_state.UART_DATA rx_state.UART_START rx_state.UART_IDLE rx_state.UART_STOP
- rx_state.UART_IDLE 0 0 0 0 0
- rx_state.UART_START 0 0 1 1 0
- rx_state.UART_DATA 0 1 0 1 0
- rx_state.UART_PARITY 1 0 0 1 0
- rx_state.UART_STOP 0 0 0 1 1
- State Machine - |test_uart|multi_uart_ip:macro_inst|multi_uart:u_uart[1]|uart_rx:u_rx[4]|rx_state
- Name rx_state.UART_PARITY rx_state.UART_DATA rx_state.UART_START rx_state.UART_IDLE rx_state.UART_STOP
- rx_state.UART_IDLE 0 0 0 0 0
- rx_state.UART_START 0 0 1 1 0
- rx_state.UART_DATA 0 1 0 1 0
- rx_state.UART_PARITY 1 0 0 1 0
- rx_state.UART_STOP 0 0 0 1 1
- State Machine - |test_uart|multi_uart_ip:macro_inst|multi_uart:u_uart[1]|uart_rx:u_rx[3]|rx_state
- Name rx_state.UART_PARITY rx_state.UART_DATA rx_state.UART_START rx_state.UART_IDLE rx_state.UART_STOP
- rx_state.UART_IDLE 0 0 0 0 0
- rx_state.UART_START 0 0 1 1 0
- rx_state.UART_DATA 0 1 0 1 0
- rx_state.UART_PARITY 1 0 0 1 0
- rx_state.UART_STOP 0 0 0 1 1
- State Machine - |test_uart|multi_uart_ip:macro_inst|multi_uart:u_uart[1]|uart_rx:u_rx[2]|rx_state
- Name rx_state.UART_PARITY rx_state.UART_DATA rx_state.UART_START rx_state.UART_IDLE rx_state.UART_STOP
- rx_state.UART_IDLE 0 0 0 0 0
- rx_state.UART_START 0 0 1 1 0
- rx_state.UART_DATA 0 1 0 1 0
- rx_state.UART_PARITY 1 0 0 1 0
- rx_state.UART_STOP 0 0 0 1 1
- State Machine - |test_uart|multi_uart_ip:macro_inst|multi_uart:u_uart[1]|uart_rx:u_rx[1]|rx_state
- Name rx_state.UART_PARITY rx_state.UART_DATA rx_state.UART_START rx_state.UART_IDLE rx_state.UART_STOP
- rx_state.UART_IDLE 0 0 0 0 0
- rx_state.UART_START 0 0 1 1 0
- rx_state.UART_DATA 0 1 0 1 0
- rx_state.UART_PARITY 1 0 0 1 0
- rx_state.UART_STOP 0 0 0 1 1
- State Machine - |test_uart|multi_uart_ip:macro_inst|multi_uart:u_uart[1]|uart_rx:u_rx[0]|rx_state
- Name rx_state.UART_PARITY rx_state.UART_DATA rx_state.UART_START rx_state.UART_IDLE rx_state.UART_STOP
- rx_state.UART_IDLE 0 0 0 0 0
- rx_state.UART_START 0 0 1 1 0
- rx_state.UART_DATA 0 1 0 1 0
- rx_state.UART_PARITY 1 0 0 1 0
- rx_state.UART_STOP 0 0 0 1 1
- State Machine - |test_uart|multi_uart_ip:macro_inst|multi_uart:u_uart[1]|uart_tx:u_tx[5]|tx_state
- Name tx_state.UART_PARITY tx_state.UART_DATA tx_state.UART_START tx_state.UART_IDLE tx_state.UART_STOP
- tx_state.UART_IDLE 0 0 0 0 0
- tx_state.UART_START 0 0 1 1 0
- tx_state.UART_DATA 0 1 0 1 0
- tx_state.UART_PARITY 1 0 0 1 0
- tx_state.UART_STOP 0 0 0 1 1
- State Machine - |test_uart|multi_uart_ip:macro_inst|multi_uart:u_uart[1]|uart_tx:u_tx[4]|tx_state
- Name tx_state.UART_PARITY tx_state.UART_DATA tx_state.UART_START tx_state.UART_IDLE tx_state.UART_STOP
- tx_state.UART_IDLE 0 0 0 0 0
- tx_state.UART_START 0 0 1 1 0
- tx_state.UART_DATA 0 1 0 1 0
- tx_state.UART_PARITY 1 0 0 1 0
- tx_state.UART_STOP 0 0 0 1 1
- State Machine - |test_uart|multi_uart_ip:macro_inst|multi_uart:u_uart[1]|uart_tx:u_tx[3]|tx_state
- Name tx_state.UART_PARITY tx_state.UART_DATA tx_state.UART_START tx_state.UART_IDLE tx_state.UART_STOP
- tx_state.UART_IDLE 0 0 0 0 0
- tx_state.UART_START 0 0 1 1 0
- tx_state.UART_DATA 0 1 0 1 0
- tx_state.UART_PARITY 1 0 0 1 0
- tx_state.UART_STOP 0 0 0 1 1
- State Machine - |test_uart|multi_uart_ip:macro_inst|multi_uart:u_uart[1]|uart_tx:u_tx[2]|tx_state
- Name tx_state.UART_PARITY tx_state.UART_DATA tx_state.UART_START tx_state.UART_IDLE tx_state.UART_STOP
- tx_state.UART_IDLE 0 0 0 0 0
- tx_state.UART_START 0 0 1 1 0
- tx_state.UART_DATA 0 1 0 1 0
- tx_state.UART_PARITY 1 0 0 1 0
- tx_state.UART_STOP 0 0 0 1 1
- State Machine - |test_uart|multi_uart_ip:macro_inst|multi_uart:u_uart[1]|uart_tx:u_tx[1]|tx_state
- Name tx_state.UART_PARITY tx_state.UART_DATA tx_state.UART_START tx_state.UART_IDLE tx_state.UART_STOP
- tx_state.UART_IDLE 0 0 0 0 0
- tx_state.UART_START 0 0 1 1 0
- tx_state.UART_DATA 0 1 0 1 0
- tx_state.UART_PARITY 1 0 0 1 0
- tx_state.UART_STOP 0 0 0 1 1
- State Machine - |test_uart|multi_uart_ip:macro_inst|multi_uart:u_uart[1]|uart_tx:u_tx[0]|tx_state
- Name tx_state.UART_PARITY tx_state.UART_DATA tx_state.UART_START tx_state.UART_IDLE tx_state.UART_STOP
- tx_state.UART_IDLE 0 0 0 0 0
- tx_state.UART_START 0 0 1 1 0
- tx_state.UART_DATA 0 1 0 1 0
- tx_state.UART_PARITY 1 0 0 1 0
- tx_state.UART_STOP 0 0 0 1 1
- State Machine - |test_uart|multi_uart_ip:macro_inst|multi_uart:u_uart[0]|uart_rx:u_rx[5]|rx_state
- Name rx_state.UART_PARITY rx_state.UART_DATA rx_state.UART_START rx_state.UART_IDLE rx_state.UART_STOP
- rx_state.UART_IDLE 0 0 0 0 0
- rx_state.UART_START 0 0 1 1 0
- rx_state.UART_DATA 0 1 0 1 0
- rx_state.UART_PARITY 1 0 0 1 0
- rx_state.UART_STOP 0 0 0 1 1
- State Machine - |test_uart|multi_uart_ip:macro_inst|multi_uart:u_uart[0]|uart_rx:u_rx[4]|rx_state
- Name rx_state.UART_PARITY rx_state.UART_DATA rx_state.UART_START rx_state.UART_IDLE rx_state.UART_STOP
- rx_state.UART_IDLE 0 0 0 0 0
- rx_state.UART_START 0 0 1 1 0
- rx_state.UART_DATA 0 1 0 1 0
- rx_state.UART_PARITY 1 0 0 1 0
- rx_state.UART_STOP 0 0 0 1 1
- State Machine - |test_uart|multi_uart_ip:macro_inst|multi_uart:u_uart[0]|uart_rx:u_rx[3]|rx_state
- Name rx_state.UART_PARITY rx_state.UART_DATA rx_state.UART_START rx_state.UART_IDLE rx_state.UART_STOP
- rx_state.UART_IDLE 0 0 0 0 0
- rx_state.UART_START 0 0 1 1 0
- rx_state.UART_DATA 0 1 0 1 0
- rx_state.UART_PARITY 1 0 0 1 0
- rx_state.UART_STOP 0 0 0 1 1
- State Machine - |test_uart|multi_uart_ip:macro_inst|multi_uart:u_uart[0]|uart_rx:u_rx[2]|rx_state
- Name rx_state.UART_PARITY rx_state.UART_DATA rx_state.UART_START rx_state.UART_IDLE rx_state.UART_STOP
- rx_state.UART_IDLE 0 0 0 0 0
- rx_state.UART_START 0 0 1 1 0
- rx_state.UART_DATA 0 1 0 1 0
- rx_state.UART_PARITY 1 0 0 1 0
- rx_state.UART_STOP 0 0 0 1 1
- State Machine - |test_uart|multi_uart_ip:macro_inst|multi_uart:u_uart[0]|uart_rx:u_rx[1]|rx_state
- Name rx_state.UART_PARITY rx_state.UART_DATA rx_state.UART_START rx_state.UART_IDLE rx_state.UART_STOP
- rx_state.UART_IDLE 0 0 0 0 0
- rx_state.UART_START 0 0 1 1 0
- rx_state.UART_DATA 0 1 0 1 0
- rx_state.UART_PARITY 1 0 0 1 0
- rx_state.UART_STOP 0 0 0 1 1
- State Machine - |test_uart|multi_uart_ip:macro_inst|multi_uart:u_uart[0]|uart_rx:u_rx[0]|rx_state
- Name rx_state.UART_PARITY rx_state.UART_DATA rx_state.UART_START rx_state.UART_IDLE rx_state.UART_STOP
- rx_state.UART_IDLE 0 0 0 0 0
- rx_state.UART_START 0 0 1 1 0
- rx_state.UART_DATA 0 1 0 1 0
- rx_state.UART_PARITY 1 0 0 1 0
- rx_state.UART_STOP 0 0 0 1 1
- State Machine - |test_uart|multi_uart_ip:macro_inst|multi_uart:u_uart[0]|uart_tx:u_tx[5]|tx_state
- Name tx_state.UART_PARITY tx_state.UART_DATA tx_state.UART_START tx_state.UART_IDLE tx_state.UART_STOP
- tx_state.UART_IDLE 0 0 0 0 0
- tx_state.UART_START 0 0 1 1 0
- tx_state.UART_DATA 0 1 0 1 0
- tx_state.UART_PARITY 1 0 0 1 0
- tx_state.UART_STOP 0 0 0 1 1
- State Machine - |test_uart|multi_uart_ip:macro_inst|multi_uart:u_uart[0]|uart_tx:u_tx[4]|tx_state
- Name tx_state.UART_PARITY tx_state.UART_DATA tx_state.UART_START tx_state.UART_IDLE tx_state.UART_STOP
- tx_state.UART_IDLE 0 0 0 0 0
- tx_state.UART_START 0 0 1 1 0
- tx_state.UART_DATA 0 1 0 1 0
- tx_state.UART_PARITY 1 0 0 1 0
- tx_state.UART_STOP 0 0 0 1 1
- State Machine - |test_uart|multi_uart_ip:macro_inst|multi_uart:u_uart[0]|uart_tx:u_tx[3]|tx_state
- Name tx_state.UART_PARITY tx_state.UART_DATA tx_state.UART_START tx_state.UART_IDLE tx_state.UART_STOP
- tx_state.UART_IDLE 0 0 0 0 0
- tx_state.UART_START 0 0 1 1 0
- tx_state.UART_DATA 0 1 0 1 0
- tx_state.UART_PARITY 1 0 0 1 0
- tx_state.UART_STOP 0 0 0 1 1
- State Machine - |test_uart|multi_uart_ip:macro_inst|multi_uart:u_uart[0]|uart_tx:u_tx[2]|tx_state
- Name tx_state.UART_PARITY tx_state.UART_DATA tx_state.UART_START tx_state.UART_IDLE tx_state.UART_STOP
- tx_state.UART_IDLE 0 0 0 0 0
- tx_state.UART_START 0 0 1 1 0
- tx_state.UART_DATA 0 1 0 1 0
- tx_state.UART_PARITY 1 0 0 1 0
- tx_state.UART_STOP 0 0 0 1 1
- State Machine - |test_uart|multi_uart_ip:macro_inst|multi_uart:u_uart[0]|uart_tx:u_tx[1]|tx_state
- Name tx_state.UART_PARITY tx_state.UART_DATA tx_state.UART_START tx_state.UART_IDLE tx_state.UART_STOP
- tx_state.UART_IDLE 0 0 0 0 0
- tx_state.UART_START 0 0 1 1 0
- tx_state.UART_DATA 0 1 0 1 0
- tx_state.UART_PARITY 1 0 0 1 0
- tx_state.UART_STOP 0 0 0 1 1
- State Machine - |test_uart|multi_uart_ip:macro_inst|multi_uart:u_uart[0]|uart_tx:u_tx[0]|tx_state
- Name tx_state.UART_PARITY tx_state.UART_DATA tx_state.UART_START tx_state.UART_IDLE tx_state.UART_STOP
- tx_state.UART_IDLE 0 0 0 0 0
- tx_state.UART_START 0 0 1 1 0
- tx_state.UART_DATA 0 1 0 1 0
- tx_state.UART_PARITY 1 0 0 1 0
- tx_state.UART_STOP 0 0 0 1 1
- State Machine - |test_uart|multi_uart_ip:macro_inst|ahb2apb:u_ahb2apb|apbState
- Name apbState.apbIdle apbState.apbAccess apbState.apbSetup
- apbState.apbIdle 0 0 0
- apbState.apbSetup 1 0 1
- apbState.apbAccess 1 1 0
|