Sākums Izpētīt Palīdzība
Pierakstīties
P_2006
/
2006_APP
3
0
Atdalīts 0
Faili Problēmas 0 Izmaiņu pieprasījumi 0 Vikivietne
Koks: 60199543e4
Atzari Tagi
2006_APP
/
logic
/
alta_db
/
setup_summary.rpt

setup_summary.rpt 6.3 KB
Vēsture Neapstrādāts

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980 
  1. === User constraints ===
    2. 

  2. Fmax report
    3. 

  3.   User constraint:   8.000MHz, Fmax: 145.033MHz, Clock: PIN_HSE
    4. 

  4.   User constraint:  10.000MHz, Fmax: 145.033MHz, Clock: PIN_HSI
    5. 

  5.   User constraint: 240.000MHz, Fmax: 249.314MHz, Clock: pll_inst|auto_generated|pll1|clk[0]
    6. 

  6.   User constraint: 120.000MHz, Fmax: 106.270MHz, Clock: pll_inst|auto_generated|pll1|clk[3]
    7. 

  7. 

  8. Clock transfer report:
    9. 

  9.   Worst setup: 118.105, with clock PIN_HSE
    10. 

  10.   Worst setup:  93.105, with clock PIN_HSI
    11. 

  11.   Worst setup:   0.156, with clock pll_inst|auto_generated|pll1|clk[0]
    12. 

  12.   Worst setup:  -1.077, with clock pll_inst|auto_generated|pll1|clk[3]
    13. 

  13.   Worst setup:   3.132, from clock pll_inst|auto_generated|pll1|clk[0] to pll_inst|auto_generated|pll1|clk[3]
    14. 

  14.   Worst setup:   3.396, from clock pll_inst|auto_generated|pll1|clk[3] to pll_inst|auto_generated|pll1|clk[0]
    15. 

  15. 

  16. 

  17. === Auto constraints ===
    18. 

  18. 

  19. 

  20. Coverage report
    21. 

  21.   User constraints covered 9470 connections out of 9603 total, coverage: 98.6%
    22. 

  22.   Auto constraints covered 9470 connections out of 9603 total, coverage: 98.6%
    23. 

  23. 

  24. 

  25. Setup from macro_inst|u_uart[0]|u_rx[0]|parity_error to macro_inst|u_uart[0]|u_regs|apb_prdata[1], clock pll_inst|auto_generated|pll1|clk[3], constraint 8.333, skew -0.066, data 9.015
    26. 

  26.   Slack:  -1.077
    27. 

  27.     Arrival Time:    9.805
    28. 

  28.         0.000    0.000   R                         Launch Clock Edge
    29. 

  29.       Launch Clock Path:
    30. 

  30.         0.000    0.000   RR                        test_uart|PIN_HSE =>                      PIN_HSE~input|padio 
    31. 

  31.         1.309    1.309   RR                      PIN_HSE~input|padio =>                    PIN_HSE~input|combout 
    32. 

  32.         1.546    0.237   RR                    PIN_HSE~input|combout =>       pll_inst|auto_generated|pll1|clkin 
    33. 

  33.       Compensation Path:
    34. 

  34.        -2.390   -3.936   RR       pll_inst|auto_generated|pll1|clkfb =>    pll_inst|auto_generated|pll1|clkfbout 
    35. 

  35.        -2.390   -0.000   RR    pll_inst|auto_generated|pll1|clkfbout =>       pll_inst|auto_generated|pll1|clkfb 
    36. 

  36.       Compensation Path End
    37. 

  37.        -1.410    0.980   RR       pll_inst|auto_generated|pll1|clkin =>     pll_inst|auto_generated|pll1|clkout3 D
    38. 

  38.        -1.042    0.368   RR     pll_inst|auto_generated|pll1|clkout3 =>                       bus_clk_gclk|inclk D
    39. 

  39.        -1.042    0.000   RR                       bus_clk_gclk|inclk =>                      bus_clk_gclk|outclk 
    40. 

  40.         0.509    1.551   RR                      bus_clk_gclk|outclk =>               clken_ctrl_X51_Y2_N0|ClkIn 
    41. 

  41.         0.657    0.148   RR               clken_ctrl_X51_Y2_N0|ClkIn =>              clken_ctrl_X51_Y2_N0|ClkOut 
    42. 

  42.         0.790    0.133   RR              clken_ctrl_X51_Y2_N0|ClkOut => macro_inst|u_uart[0]|u_rx[0]|parity_error|Clk 
    43. 

  43.       Data Path:
    44. 

  44.         1.025    0.235   RF macro_inst|u_uart[0]|u_rx[0]|parity_error|Clk => macro_inst|u_uart[0]|u_rx[0]|parity_error|Q D
    45. 

  45.         2.773    1.748   FF macro_inst|u_uart[0]|u_rx[0]|parity_error|Q =>          macro_inst|u_ahb2apb|paddr[8]|A 
    46. 

  46.         3.255    0.482   FF          macro_inst|u_ahb2apb|paddr[8]|A =>     macro_inst|u_ahb2apb|paddr[8]|LutOut 
    47. 

  47.         4.254    0.999   FF     macro_inst|u_ahb2apb|paddr[8]|LutOut => macro_inst|u_uart[0]|u_regs|Selector11~5|D 
    48. 

  48.         4.358    0.104   FR macro_inst|u_uart[0]|u_regs|Selector11~5|D => macro_inst|u_uart[0]|u_regs|Selector11~5|LutOut 
    49. 

  49.         4.759    0.401   RR macro_inst|u_uart[0]|u_regs|Selector11~5|LutOut => macro_inst|u_uart[0]|u_regs|Selector11~7|B 
    50. 

  50.         5.278    0.519   RR macro_inst|u_uart[0]|u_regs|Selector11~7|B => macro_inst|u_uart[0]|u_regs|Selector11~7|LutOut 
    51. 

  51.         5.679    0.401   RR macro_inst|u_uart[0]|u_regs|Selector11~7|LutOut =>    macro_inst|u_uart[0]|u_regs|ibrd[1]|A 
    52. 

  52.         6.209    0.530   RR    macro_inst|u_uart[0]|u_regs|ibrd[1]|A => macro_inst|u_uart[0]|u_regs|ibrd[1]|LutOut 
    53. 

  53.         6.610    0.401   RR macro_inst|u_uart[0]|u_regs|ibrd[1]|LutOut => macro_inst|u_uart[0]|u_regs|Selector11~9|D 
    54. 

  54.         6.703    0.093   RF macro_inst|u_uart[0]|u_regs|Selector11~9|D => macro_inst|u_uart[0]|u_regs|Selector11~9|LutOut 
    55. 

  55.         7.702    0.999   FF macro_inst|u_uart[0]|u_regs|Selector11~9|LutOut =>   macro_inst|u_uart[1]|u_regs|ibrd[14]|D 
    56. 

  56.         7.810    0.108   FF   macro_inst|u_uart[1]|u_regs|ibrd[14]|D => macro_inst|u_uart[1]|u_regs|ibrd[14]|LutOut 
    57. 

  57.         8.193    0.383   FF macro_inst|u_uart[1]|u_regs|ibrd[14]|LutOut => macro_inst|u_uart[0]|u_regs|Selector11~10|D 
    58. 

  58.         8.301    0.108   FF macro_inst|u_uart[0]|u_regs|Selector11~10|D => macro_inst|u_uart[0]|u_regs|Selector11~10|LutOut 
    59. 

  59.         9.300    0.999   FF macro_inst|u_uart[0]|u_regs|Selector11~10|LutOut => macro_inst|u_uart[0]|u_regs|tx_dma_en[5]|D 
    60. 

  60.         9.404    0.104   FR macro_inst|u_uart[0]|u_regs|tx_dma_en[5]|D => macro_inst|u_uart[0]|u_regs|tx_dma_en[5]|LutOut 
    61. 

  61.         9.805    0.401   RR macro_inst|u_uart[0]|u_regs|tx_dma_en[5]|LutOut => macro_inst|u_uart[0]|u_regs|apb_prdata[1]|D E
    62. 

  62.     Required Time:   8.728
    63. 

  63.         8.333    8.333   R                          Latch Clock Edge
    64. 

  64.       Latch Clock Path:
    65. 

  65.         8.333    0.000   RR                        test_uart|PIN_HSE =>                      PIN_HSE~input|padio 
    66. 

  66.         9.642    1.309   RR                      PIN_HSE~input|padio =>                    PIN_HSE~input|combout 
    67. 

  67.         9.869    0.227   RR                    PIN_HSE~input|combout =>       pll_inst|auto_generated|pll1|clkin 
    68. 

  68.       Compensation Path:
    69. 

  69.         5.933   -3.936   RR       pll_inst|auto_generated|pll1|clkfb =>    pll_inst|auto_generated|pll1|clkfbout 
    70. 

  70.         5.933   -0.000   RR    pll_inst|auto_generated|pll1|clkfbout =>       pll_inst|auto_generated|pll1|clkfb 
    71. 

  71.       Compensation Path End
    72. 

  72.         6.913    0.980   RR       pll_inst|auto_generated|pll1|clkin =>     pll_inst|auto_generated|pll1|clkout3 D
    73. 

  73.         7.268    0.355   RR     pll_inst|auto_generated|pll1|clkout3 =>                       bus_clk_gclk|inclk D
    74. 

  74.         7.268    0.000   RR                       bus_clk_gclk|inclk =>                      bus_clk_gclk|outclk 
    75. 

  75.         8.778    1.510   RR                      bus_clk_gclk|outclk =>               clken_ctrl_X58_Y4_N1|ClkIn 
    76. 

  76.         8.926    0.148   RR               clken_ctrl_X58_Y4_N1|ClkIn =>              clken_ctrl_X58_Y4_N1|ClkOut 
    77. 

  77.         9.057    0.131   RR              clken_ctrl_X58_Y4_N1|ClkOut => macro_inst|u_uart[0]|u_regs|apb_prdata[1]|Clk 
    78. 

  78.         8.705   -0.352   R                                     Setup
    79. 

  79.         8.728    0.023                               Clock Variation
    80. 

  80.